PERHAPS A GIFT VOUCHER FOR MUM?: MOTHER'S DAY

Close Notification

Your cart does not contain any items

Verilog HDL

Digital Design and Modeling

Joseph Cavanagh (Santa Clara University, California, USA)

$336

Hardback

Not in-store but you can order this
How long will it take?

QTY:

English
CRC Press Inc
20 February 2007
Emphasizing the detailed design of various Verilog projects, Verilog HDL: Digital Design and Modeling offers students a firm foundation on the subject matter. The textbook presents the complete Verilog language by describing different modeling constructs supported by Verilog and by providing numerous design examples and problems in each chapter. Examples include counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and much more. The text also contains information on synchronous and asynchronous sequential machines, including pulse-mode asynchronous sequential machines.

In addition, it provides descriptions of the design module, the test bench module, the outputs obtained from the simulator, and the waveforms obtained from the simulator illustrating the complete functional operation of the design. Where applicable, a detailed review of the topic's theory is presented together with logic design principles, including state diagrams, Karnaugh maps, equations, and the logic diagram.

Verilog HDL: Digital Design and Modeling is a comprehensive, self-contained, and inclusive textbook that carries all designs through to completion, preparing students to thoroughly understand this popular hardware description language.

By:  
Imprint:   CRC Press Inc
Country of Publication:   United States
Dimensions:   Height: 254mm,  Width: 178mm,  Spine: 50mm
Weight:   1.750kg
ISBN:   9781420051544
ISBN 10:   1420051547
Pages:   918
Publication Date:  
Audience:   College/higher education ,  Primary
Format:   Hardback
Publisher's Status:   Active
Introduction. Overview. Language Elements. Expressions. Gate-Level Modeling. User-Defined Primitives. Dataflow Modeling. Behavioral Modeling. Structural Modeling. Tasks and Functions. Additional Design Examples. Appendix A: Event Queue. Appendix B: Verilog Project Procedure. Appendix C: Answers to Selected Problems. Index.

Santa Clara University, California, USA

See Also