PERHAPS A GIFT VOUCHER FOR MUM?: MOTHER'S DAY

Close Notification

Your cart does not contain any items

Specification And Verification Of Systolic Arrays by Magdy A Bayoumi (Univ Of Southwestern Louisiana) at Abbey's Bookshop,
Specification And Verification Of Systolic Arrays
— —
Magdy A Bayoumi (Univ Of Southwestern Louisiana) Nam Ling (Santa Clara Univ, Usa)

Specification And Verification Of Systolic Arrays

Magdy A Bayoumi (Univ Of Southwestern Louisiana),  Nam Ling (Santa Clara Univ, Usa)

$88.99

Hardback

Not in-store but you can order this
How long will it take?
English
World Scientific Publishing Co Pte Ltd
31 August 1999
Supercomputers; Parallel processing
Circuits and architectures have become more complex in terms of structure, interconnection topology and data flow. Design correctness has become increasingly significant, as erors in design may result in strenuous debugging or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in guaranteeing the correctness of designs and have thus received a significant amount of attention in the CAD industry. This book presents a formal method for specifying and verifying the correctness of systolic array designs. Such architectures are commonly found in the form of accelerators for digital, signal, image and video processing. These arrays can be quite complicated in topology and data flow. In the book, a formalism called STA is defined for these kinds of dynamic environments with a survey of related techniques. A framework for specification and verification is established. Formal verification techniques to check the correctness of the systolic networks with respect to the algorithmic level specifications are explained. The book also presents a Prolog-based formal design verifier (named VSTA), developed to automate the verification process, as using a general purpose theorem prover is usually extremely time-consuming. Several application examples are included in the book to illustrate how formal techniques and the verifier can be used to automate proofs.
By:   , ,
Imprint:   World Scientific Publishing Co Pte Ltd
Country of Publication:   Singapore
Dimensions:   Height: 230mm,  Width: 198mm,  Spine: 13mm
Weight:   435g
ISBN:   9789810238674
ISBN 10:   9810238673
Pages:   128
Publication Date:  
Audience:   College/higher education ,  Professional and scholarly ,  Professional & Vocational ,  A / AS level ,  Further / Higher Education
Format:   Hardback
Publisher's Status:   Active

See Also

Specification And Verification Of Systolic Arrays

Using OpenMP

Portable Shared Memory Parallel...

Barbara Chapman (University of Houston)...

Paperback

$100 

Not in-store but you can order this

ADD +
Specification And Verification Of Systolic Arrays

Monolith to Microservices

Evolutionary Patterns to Transform...

Sam Newman

Paperback

$106.50 

Not in-store but you can order this

ADD +
Specification And Verification Of Systolic Arrays

Parallel Computing Architectures...

IoT Big Data Stream Processing

Vivek Kale (Corporate IT Strategy...

Hardback

$315 

Not in-store but you can order this

ADD +
Specification And Verification Of Systolic Arrays

CUDA Programming

A Developer's Guide to Parallel...

Shane Cook (Technical Director,...

Paperback

$63.95 

Not in-store but you can order this

ADD +
Specification And Verification Of Systolic Arrays

Parallel Programming

Ivan Stanimirovic

Hardback

$358.95  $322.99

Not in-store but you can order this

ADD +
Specification And Verification Of Systolic Arrays

Real-Time and Multi-Agent Systems...

Ammar Attoui

Paperback

$130.95  $105.07

Not in-store but you can order this

ADD +