High-Performance Computing on the Intel® Xeon Phi™: How to Fully Exploit MIC Architectures

— —

Endong Wang Qing Zhang

High-Performance Computing on the Intel® Xeon Phi™

How to Fully Exploit MIC Architectures

Endong Wang, Qing Zhang, Bo Shen , Guangyong Zhang

$130.95 $105.07

Hardback

Not in-store but you can order this
How long will it take?

Availability Information

We source books from suppliers in Australia and overseas. For books we don't currently have in stock, the time it takes to get them from our suppliers can vary widely - from a few days to a few months - so we check each book with each supplier to determine the expected time it will take to be supplied to us.

We then advise you accordingly. If the time taken to get any book is too long for you, you can let us know and we will cancel or adjust your order, and refund as required.

To find out the anticipated arrival time for specific items prior to ordering, please contact us by phone or email:

Phone +61 2 9264 3111, or 1800 4 BOOKS (1800 4 26657) if outside Sydney:
option 1 Abbey's Bookshop (Crime, History, Science, Kids & more) • info@abbeys.com.au
option 2 Language Book Centre (ESL & Foreign Languages) • language@abbeys.com.au
option 3 Galaxy Bookshop (Sci-fi, Fantasy, Romance, Graphic Novels) • sf@galaxybooks.com.au

QTY:

English

Springer International Publishing AG
11 July 2014

Maths for scientists; Software Engineering; Computer architecture & logic design; Expert & knowledge-based systems

The aim of this book is to explain to high-performance computing (HPC) developers how to utilize the Intel® Xeon Phi™ series products efficiently. To that end, it introduces some computing grammar, programming technology and optimization methods for using many-integrated-core (MIC) platforms and also offers tips and tricks for actual use, based on the authors’ first-hand optimization experience.

The material is organized in three sections. The first section, “Basics of MIC”, introduces the fundamentals of MIC architecture and programming, including the specific Intel MIC programming environment. Next, the section on “Performance Optimization” explains general MIC optimization techniques, which are then illustrated step-by-step using the classical parallel programming example of matrix multiplication. Finally, “Project development” presents a set of practical and experience-driven methods for using parallel computing in application projects, including how to determine if a serial or parallel CPU program is suitable for MIC and how to transplant a program onto MIC.

This book appeals to two main audiences: First, software developers for HPC applications – it will enable them to fully exploit the MIC architecture and thus achieve the extreme performance usually required in biological genetics, medical imaging, aerospace, meteorology and other areas of HPC. Second, students and researchers engaged in parallel and high-performance computing – it will guide them on how to push the limits of system performance for HPC applications.

By: Endong Wang, Qing Zhang, Bo Shen, Guangyong Zhang, Xiaowei Lu
Imprint: Springer International Publishing AG
Country of Publication: Switzerland
Dimensions: Height: 235mm, Width: 155mm, Spine: 21mm
Weight: 6.682kg
ISBN: 9783319064857
ISBN 10: 3319064851
Pages: 338
Publication Date: 11 July 2014
Audience: Professional and scholarly , Undergraduate
Format: Hardback
Publisher's Status: Active

Part 1: Fundamental Concepts of MIC.- 1 High-performance Computing( HPC) with MIC.- 2 MIC Hardware and Software Architecture.- 3 The First MIC Example—Computing Pi.- 4 Fundamentals of Open MP and MPI Programming.- 5 MIC Programming.- 6 Debugging and Profiling Tools for MIC.- 7 Intel MIC MKL Library.- Part 2: Performance Optimization.- 8 Performance Optimization on MIC.- 9 MIC Optimization Example: Matrix Multiplication.- Part 3: Project Development.- 10 Developing HPC Applications Based on the MIC.- 11 HPC Applications Based on MIC.

Endong Wang is the Director of the State Key Laboratory of High-Efficiency Server and Storage Technology at the Inspur-Intel China Parallel Computing Joint Lab and Senior Vice President of the Inspur Group Co., Ltd. Qing Zhang is the lead engineer of the Inspur-Intel China Parallel Computing Joint Lab and with his team he was among the first to work with the development environment of the Intel® Xeon processor and Intel® Xeon Phi™ coprocessor. Together they have several years of experience in HPC programming.