ONLY $9.90 DELIVERY INFO

Close Notification

Your cart does not contain any items

Efficient Branch and Bound Search with Application to Computer-Aided Design

Xinghao Chen Michael L. Bushnell

$251.95   $201.58

Hardback

Not in-store but you can order this
How long will it take?

QTY:

English
Kluwer Academic Publishers
31 December 1995
Branch-and-bound search has been known for a long time and has been widely used in solving a variety of problems in computer-aided design (CAD) and many important optimization problems. In many applications, the classic branch-and-bound search methods perform duplications of computations, or rely on the search decision trees which keep track of the branch-and-bound search processes. In CAD and many other technical fields, the computational cost of constructing branch-and-bound search decision trees in solving large-scale problems is prohibitive and duplications of computations are intolerable. Efficient branch-and-bound methods are needed to deal with today's computational challenges. Efficient branch-and-bound methods must not duplicate computations. This volume describes an efficient branch-and-bound method for logic justification, which is fundamental to automatic test pattern generation (ATPG), redundancy identification, logic synthesis, minimization, verification and other problems in CAD. The method is called justification equivalence, based on the observation that justification processes may share identical subsequent search decision sequences. With justification equivalence, duplication of computations is avoided in the dynamic branch-and-bound search process without using search decision trees. This book consists of two parts. The first part, containing the first three chapters, provides the theoretical work. The second part deals with applications, particularly ATPG for sequential circuits. This book is intended, in particular, for those readers who are interested in the design and testing of digital circuits.
By:   ,
Imprint:   Kluwer Academic Publishers
Country of Publication:   United States [Currently unable to ship to USA: see Shipping Info]
Edition:   1996 ed.
Volume:   4
Dimensions:   Height: 234mm,  Width: 156mm,  Spine: 11mm
Weight:   910g
ISBN:   9780792396734
ISBN 10:   0792396731
Series:   Frontiers in Electronic Testing
Pages:   146
Publication Date:  
Audience:   College/higher education ,  Professional and scholarly ,  Further / Higher Education ,  Undergraduate
Format:   Hardback
Publisher's Status:   Active
I Theory.- 1 Introduction.- 2 Justification Equivalence.- 3 Justification in Finite State Space.- II Applications.- 4 Sequential Circuit Test Generation.- 5 Fault Effects.- 6 The Sest Algorithm.- 7 Experimental Results.- 8 Redundancy Identification.- 9 Logic Verification.- 10 Conclusion.- A Sest User’s Guide.- A.1 Introduction.- A.2 Command Synopsis.- A.3 Options.- A.4 Inputs and Outputs.- A.5 Output Files.- A.6 Example.- A.7 Down-Loading SEST from the Disk.- A.8 Reporting Bugs.- A.9 Author.- References.

See Also