PRIZES to win! PROMOTIONS

Close Notification

Your cart does not contain any items

Power Aware Computing

Robert Graybill Rami Melhem

$490.95   $392.41

Hardback

Not in-store but you can order this
How long will it take?

QTY:

English
Kluwer Academic/Plenum Publishers
30 June 2002
With the advent of portable and small-sized computing systems, and with the new trends towards embedded and systems-on-a-chip computing, power management has emerged as a focal point in many research projects and commercial systems. In these systems, better management of power translates into longer battery life or into smaller batteries, which in turns implies smaller and lighter devices. Power management is also crucial in autonomous systems such as satellites and unmanned vehicles and planes. In such systems, better power management translates to longer missions or to smaller and lighter power generation systems, which makes room for other instrumentations to be added to the system. This book covers a wide spectrum of power optimization and management techniques that spreads from circuit level optimization to application level power management. The spectrum includes power optimization and management at the microarchitecture level, the compiler level and the operating system level. The book also describes a number of methods for modelling and measuring power consumption in computer systems and for evaluating the effectiveness of power management techniques.
Edited by:   ,
Imprint:   Kluwer Academic/Plenum Publishers
Country of Publication:   United States
Edition:   2002 ed.
Dimensions:   Height: 235mm,  Width: 155mm,  Spine: 30mm
Weight:   2.170kg
ISBN:   9780306467868
ISBN 10:   0306467860
Series:   Series in Computer Science
Pages:   376
Publication Date:  
Audience:   College/higher education ,  Professional and scholarly ,  Professional & Vocational ,  A / AS level ,  Further / Higher Education
Format:   Hardback
Publisher's Status:   Active
I Circuit Level Power Management.- 1 Comparative Analysis of Flip-Flops and Application of Data-Gating in Dynamic Flip-Flops for High Speed, Low Active and Low Leakage Power Dissipation.- 2 Low Power Sandwich/Spin Tunneling Memory Device.- II Architecture Level Power Management.- 3 Power-Efficient Issue Queue Design.- 4 Micro-Architecture Design and Control Speculation for Energy Reduction.- 5 Energy-Exposed Instruction Sets.- III Operating System Level Power Management.- 6 Dynamic Management of Power Consumption.- 7 Power Management Points in Power-Aware Real-Time Systems.- 8 A Power-Aware API for Embedded and Portable Systems.- IV Compiler Level Power Management.- 9 PACT HDL: A Compiler Targeting ASICs and FPGAs with Power and Performance Optimizations.- 10 Compiler Optimizations for Low Power Systems.- 11 Power-Performance Trade-Offs in Second Level Memory Used by an ARM-like RISC Architecture.- V Application Level Power Management.- 12 Application-Level Power Awareness.- 13 A Power-Aware, Satellite-Based Parallel Signal Processing Scheme.- 14 The Case for Power Management in Web Servers.- VI Measurements and Evaluation.- 15 Et2: A Metric for Time and Energy Efficiency of Computation.- 16 Challenges for Architectural Level Power Modeling.- 17 Software Energy Profiling.

See Also