LATEST DISCOUNTS & SALES: PROMOTIONS

Close Notification

Your cart does not contain any items

Designing Network On-Chip Architectures in the Nanoscale Era by Jose Flich at Abbey's Bookshop,
Designing Network On-Chip Architectures in the Nanoscale Era
— —
Jose Flich Davide Bertozzi

Designing Network On-Chip Architectures in the Nanoscale Era

Jose Flich,  Davide Bertozzi

$273

Hardback

Not in-store but you can order this
How long will it take?
English
Chapman & Hall/CRC
18 December 2010
Circuits & components; Systems analysis & design; Computer architecture & logic design
Going beyond isolated research ideas and design experiences, Designing Network On-Chip Architectures in the Nanoscale Era covers the foundations and design methods of network on-chip (NoC) technology. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues.

Exploring the design process of the network, the first part of the book focuses on basic aspects of switch architecture and design, topology selection, and routing implementation. In the second part, contributors discuss their experiences in the industry, offering a roadmap to recent products. They describe Tilera's TILE family of multicore processors, novel Intel products and research prototypes, and the TRIPS operand network (OPN). The last part reveals state-of-the-art solutions to hardware-related issues and explains how to efficiently implement the programming model at the network interface. In the appendix, the microarchitectural details of two switch architectures targeting multiprocessor system-on-chips (MPSoCs) and chip multiprocessors (CMPs) can be used as an experimental platform for running tests. A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs--consistently focusing on topics most pertinent to real-world NoC designers.
Edited by:   ,
Imprint:   Chapman & Hall/CRC
Country of Publication:   United States
Dimensions:   Height: 234mm,  Width: 156mm,  Spine: 33mm
Weight:   861g
ISBN:   9781439837108
ISBN 10:   1439837104
Pages:   528
Publication Date:  
Audience:   Professional and scholarly ,  Undergraduate
Format:   Hardback
Publisher's Status:   Active

Jose Flich is an associate professor of computer architecture and technology at the Technical University of Valencia. Dr. Flich is the coordinator of the EU-funded NaNoC project; co-chair of the CAC, CASS, and INA-OCMC workshops; and co-developer of RECN, the only truly scalable congestion management technique proposed to date. He is also associate editor of the IEEE Transactions on Parallel and Distributed Systems. His research interests include high-performance interconnection networks for multiprocessor systems, clusters of workstations, and networks on-chip. Davide Bertozzi is an assistant professor and leader of the Multi-Processor Systems-On-Chip research group at the University of Ferrara. Dr. Bertozzi is the general chair of the INA-OCMC workshop and an editorial board member of IET Computers & Digital Techniques. His research interests encompass multi-core digital integrated systems, with an emphasis on all aspects of system interconnect design.

Reviews for Designing Network On-Chip Architectures in the Nanoscale Era

! a timely and welcome addition to the wide spectrum of available NoC literature ! above and beyond a simple overview of research ideas and/or design experiences. The book covers in-depth architectural and implementation concepts and gives clear guidelines on how to design the key network components. ! [it] teaches some hard lessons from the design trenches. In addition, the book covers some of the hottest upcoming research and development trends, such as vertical integration and variation-tolerant design. The editors put enormous effort in orchestrating the content for uniformity and in minimizing overlaps between chapters, while maintaining a solid logical flow. ! a much needed 'how-to' guide and an ideal stepping stone for the next ten years of NoC evolution. --From the Foreword by Luca Benini, Universita di Bologna and STMicroelectronics, Italy


See Also

Designing Network On-Chip Architectures in the Nanoscale Era

Security Implementation in Internet...

Luxmi Sapra

Hardback

$231 

Not in-store but you can order this

ADD +
Designing Network On-Chip Architectures in the Nanoscale Era

Software-Defined Networking for...

Concepts and Applications

Kshira Sagar Sahoo

Paperback

$175 

Not in-store but you can order this

ADD +
Designing Network On-Chip Architectures in the Nanoscale Era

Operating Systems

Evolutionary Concepts and Modern...

Pranabananda Chakraborty

Hardback

$315 

Not in-store but you can order this

ADD +
Designing Network On-Chip Architectures in the Nanoscale Era

Raspberry Pi OS Text Editors, git,...

A Practical Approach

Robert M Koretsky

Hardback

$231 

Not in-store but you can order this

ADD +
Designing Network On-Chip Architectures in the Nanoscale Era

Deploying the Zero Trust Framework...

Ravindra Das

Paperback

$62.99 

Not in-store but you can order this

ADD +
Designing Network On-Chip Architectures in the Nanoscale Era

Electrical Machines and Their Applications...

Ali Mehrizi-Sani

Hardback

$179 

Not in-store but you can order this

ADD +